

## UNITED STATES PATENT AND TRADEMARK OFFICE

	UW
MENT OF	COMMERCE

UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/975,444	10/11/2001	Ching-Te Lin	TI-31518	9172
23494	7590 12/26/2003		EXAM	INER
TEXAS INSTRUMENTS INCORPORATED		PHAM, LONG		
DALLAS, T	5474, M/S 3999 °X 75265		ART UNIT PAPER NUMBE	
,			2814	
		,	DATE MAILED: 12/26/2003	3

Please find below and/or attached an Office communication concerning this application or proceeding.

1	Application No.	Applicant(s)		
	09/975,444	LIN ET AL.	LIN ET AL.	
Office Action Summary	Examin r	Art Unit	Mu)	
	Long Pham	2814	0 0	
The MAILING DATE of this communication Period for Reply	appears on the cover she	et with the correspondence a	ddress	
A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION.  Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  If the period for reply specified above is less than thirty (30) days, a  If NO period for reply is specified above, the maximum statutory per  Failure to reply within the set or extended period for reply will, by state  Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).  Status	N. R. 1.136(a). In no event, however, m reply within the statutory minimum riod will apply and will expire SIX (6) atute, cause the application to beco	nay a reply be timely filed of thirty (30) days will be considered time ) MONTHS from the mailing date of this me ABANDONED (35 U.S.C. § 133).		
1) Responsive to communication(s) filed on _	•			
2a)⊠ This action is <b>FINAL</b> . 2b)□ TI	his action is non-final.			
3) Since this application is in condition for allocal closed in accordance with the practice under the condition of the co			e merits is	
Disposition of Claims				
4) ⊠ Claim(s) 12-22 is/are pending in the applica 4a) Of the above claim(s) is/are witho 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 12-22 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	drawn from consideration			
Application Papers				
9)☐ The specification is objected to by the Exam	niner.			
10)☐ The drawing(s) filed on is/are: a)☐ a	accepted or b) objected	d to by the Examiner.		
Applicant may not request that any objection to				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).				
11) The oath or declaration is objected to by the	Examiner. Note the atta	ched Office Action or form P	10-152.	
Priority under 35 U.S.C. §§ 119 and 120				
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of:  1. Certified copies of the priority documents of the priority documents. Certified copies of the priority documents. Copies of the certified copies of the priority documents.	ents have been received ents have been received priority documents have b	in Application No	ıl Stage	
application from the International Bur  * See the attached detailed Office action for a  13) Acknowledgment is made of a claim for dome since a specific reference was included in the 37 CFR 1.78.  a) The translation of the foreign language  14) Acknowledgment is made of a claim for dome reference was included in the first sentence of	list of the certified copies estic priority under 35 U.S first sentence of the speriority under 35 U.S provisional application has estic priority under 35 U.S	S.C. § 119(e) (to a provisional cification or in an Application as been received. S.C. §§ 120 and/or 121 since	n Data Sheet.	
Attachment(s)				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper Note.	5) Notice	riew Summary (PTO-413) Paper No e of Informal Patent Application (PT ::		

Application/Control Number: 09/975,444 Page 2

Art Unit: 2814

## **DETAILED ACTION**

## Response to Arguments

- 1. Applicant's arguments with respect to claims 12-22 have been considered but are most in view of the new ground(s) of rejection.
- 2. Claims 12, 13, 14, 15, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art (AAPA) of this application in view of lacoponi et al. (US '754).

AAPA teaches a method of fabricating an integrated circuit, comprising the steps of (see figure 1 and the background of the Invention on pages 1 and 2):

forming a dielectric layer over a semiconductor body;

forming a trench 12 in a first part of said dielectric layer;

depositing a liner/barrier material 14 over said dielectric layer including said trench using physical vapor deposition;

depositing a seed layer 16 over said liner/barrier layer; and depositing a copper layer over said seed layer.

AAPA fails to teach that the overhang portion is removed by sputter etch using a low bias after the liner/barrier layer and the seed layer are formed over the trench as recited in present claim 12.

lacoponi et al. teach that an overhang at upper portion of a hole is removed by sputter etch after a layer comprised of a barrier layer and a seed layer are formed over the hole. See figure 2 and col. 4, line 40 to col. 6, line 60.

It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to remove the overhang portion at the upper portion of the hole by sputter etch after the metal layer is formed over the hole in the method of AAPA because in doing so good sidewall step coverage and conformality are obtained. See col. 2, lines 45-50.

Application/Control Number: 09/975,444

Art Unit: 2814

AAPA in view of lacoponi et al. teaches performing the sputter etch after the barrier layer and the seed layer are formed but fails to teach performing the sputter etch before the seed layer is formed as recited in present claim 12.

However, It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to perform the sputter etch before the seed layer is formed because the selection of any order of performing process steps is prima facie obvious in the absence of new or unexpected results. In re Burhans, 154 F.2d 690, 69 USPQ 330 (CCPA 1946).

AAPA further fails to teach that a via is formed in the dielectric layer as recited in present claim 12.

However, the formation of a via and a trench in a dielectric layer forming a interconnect pattern is well-known to one of <u>ordinary skill</u> in the art of making semiconductor devices.

With respect to claim 15, the use of Ti, TiN, Ta, or TaN is well-known to one of ordinary skill in the art of making semiconductor devices.

lacoponi et al. teach that the overhang at upper portion of a hole is removed by sputter etch after the metal layer is formed but fail to teach that the sputter etching is done at low voltage or low bias or at a voltage of 0 to -300 volts as recited in present claim 16.

However, it would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to determine the workable or optimal range for the sputtering bias or voltage through routine experimentation and optimization to obtain optimal or desired device performance because the sputtering bias or voltage is a result-effective variable and there is no evidence indicating that the sputtering bias or voltage is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Art Unit: 2814

1. Claims 17, 18, 19, 20, 21, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art (AAPA) of this application in view of Iacoponi et al. (US '754).

AAPA teaches a method of fabricating an integrated circuit, comprising the steps of (see figure 1 and the background of the Invention on pages 1 and 2):

forming a pre-metal dielectric (PMD) layer over a semiconductor body; forming a contact hole in said PMD layer;

depositing a liner layer over said PMD layer including in said contact hole using physical vapor deposition, wherein said liner layer has an overhang portion at a top of said contact hole;

depositing a barrier layer over said liner layer; and

depositing a metal filler of tungsten or CVD Ti to fill said contact hole.

AAPA fails to teach that the overhang portion is removed by sputter etch using a low bias after the liner layer and the barrier layer are formed over the trench as recited in present claim 18.

lacoponi et al. teach that an overhang at upper portion of a hole is removed by sputter etch after a layer comprised of a barrier layer and a seed layer are formed over the hole. See figure 2 and col. 4, line 40 to col. 6, line 60.

It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to remove the overhang portion at the upper portion of the hole by sputter etch after the metal layer is formed over the hole in the method of AAPA because in doing so good sidewall step coverage and conformality are obtained. See col. 2, lines 45-50.

AAPA in view of lacoponi et al. teaches performing the sputter etch after the barrier layer and the seed layer are formed but fails to teach performing the sputter etch before the seed layer is formed as recited in present claim 17.

Art Unit: 2814

However, It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to perform the sputter etch before the seed layer is formed because the selection of any order of performing process steps is prima facie obvious in the absence of new or unexpected results. In re Burhans, 154 F.2d 690, 69 USPQ 330 (CCPA 1946).

With respect to claim 21, the use of Ti as liner layer and TiN as barrier layer are well-known to one of <u>ordinary skill</u> in the art of making semiconductor devices.

lacoponi et al. teach that the overhang at upper portion of a hole is removed by sputter etch after the metal layer is formed but fail to teach that the sputter etching is done at low voltage or low bias or at a voltage of 0 to -300 volts as recited in present claim 22.

However, it would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to determine the workable or optimal range for the sputtering bias or voltage through routine experimentation and optimization to obtain optimal or desired device performance because the sputtering bias or voltage is a result-effective variable and there is no evidence indicating that the sputtering bias or voltage is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

## Conclusion

2. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory

Application/Control Number: 09/975,444

Art Unit: 2814

action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 703-308-1092. The examiner can normally be reached on M-F, 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 703-308-4918. The fax phone number for the organization where this application or proceeding is assigned is 703-746-4082.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Long Pham

**Primary Examiner** 

Page 6

Art Unit 2814